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a b s t r a c t
This paper describes a triple-band global positioning system (GPS) receiver that simultaneously covers
the L1, L2, and L5 frequency bands. The proposed receiver uses an image-rejection technique that can
separate signals from the three frequency bands to three corresponding ports. It uses a single RF path
containing a low-noise amplifier (LNA), and active and passive mixers with a pair of local oscillator
signals. A triple-band GPS RF front-end chip was fabricated using 130 nm CMOS technology. The noise
figure of this chip is less than 7 dB and its S11 coefficient is less than 10 dB in the 1.15-1.6 GHz
frequency range. The power consumption of the LNA and mixers is 7.2 mW when using a 1.2 V supply
voltage. The image-rejection ratio (IMRR) between L1 and the other (L2 and L5) band signals is 40 dB,
while that between the L2 and L5 signals is 37–38 dB. To improve the IMRR between the L2 and L5
signals, we investigated the utilization of a digital compensation technique. This technique was
confirmed to have improved the IMRR by about 12 dB.
& 2014 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND
license (http://creativecommons.org/licenses/by-nc-nd/3.0/).
1. Introduction
Recently, the global positioning system (GPS), which was originally
developed for military purposes, is widely used to obtain location
information for applications such as car navigation systems. The
widespread use of civilian GPS signals in consumer applications has
been promoted by the development of a single GPS receiver chip
fabricated in a CMOS process, since its size, cost, and power con-
sumption have been significantly reduced [1]. Conversely, the use of
civilian GPS signals is also becoming attractive for scientific applica-
tions, such as ocean remote sensing [2], in which higher positioning
accuracy is required. One way of achieving this accuracy is to use
multiple civilian GPS signals at different frequencies, and such an
approach can also offer advantages for robust GPS services such as
those used in aviation. Multi-band GPS has come closer to reality with
the launch of a satellite that transmits in the L5 band, which
compliments the L1 and L2 civilian bands that are currently in use
[3]. Thus, GPS receivers that can detect all three bands simultaneously
are now in high demand.
One of the key issues in designing a triple-band GPS receiver is
how to implement a highly integrated RF front-end that can operate
at low power consumption. To date, very few multi-band GPS
receivers have been developed [4–10]. Although dual-band receivers
that have good signal isolation and use a band-selection architecture
[6] or a simple parallel arrangement of several receivers [8,9] have
been developed, these approaches cannot lead to the development of
compact low-power low-cost devices. Simultaneous reception with
the same RF signal delay, which is important for some scientific
applications [2], is possible only in dual-band receivers [4,5,7,10], not
in triple-band receivers. To achieve a compact low-power triple-band
GPS receiver with such reception, the signal separation for the three
band signals on the single RF signal is a key technique.
In this study, we propose architecture for a triple-band GPS
receiver that can simultaneously receive the L1, L2, and L5
frequency bands. The RF front-end designed and fabricated for
the proposed receiver by using 130 nm CMOS technology was
evaluated only on the chip-level in the previous work [11]. This
paper focuses more on the evaluation of system levels by using a
module with an RF front-end chip as well as the external matching
circuit and commercial A/D converters. The RF front-end chip has a
wide-band low-noise amplifier (LNA) with a low noise figure (NF)
and input matching (S11) in the 1.15–1.6 GHz frequency range, and
uses active and passive mixers for modified Weaver image-
rejection [12,13]. In the proposed architecture, the L1 band signal
is received though a single poly phase filter (PPF), while the other
signals (L2 and L5) are received from two PPFs. Therefore, the
image-rejection ratio (IMRR) between the L2 and L5 band signals
becomes worse than that between the L2 or L5 and L1 band
signals. To improve this issue with the IMRR, a digital compensa-
tion technique was also investigated.
The remainder of this paper is organized as follows. The
proposed architecture of the RF front-end separating each of the
received signals simultaneously is described in Section 2. The
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blocks of the proposed RF front-end chip are shown in Section 3.
The measurement results of the designed chip are presented in
Section 4. In Section 5, the compensation technique to improve the
IMRR between the L2 and L5 band signals is discussed. A conclu-
sion is given in the final section.
2. Principle of the proposed receiver architecture
The proposed triple-band receiver architecture is shown in Fig. 1.
It can receive each band signal through a single RF front-end by using
the Weaver image-rejection method. The architecture is basically
modified from that of a dual-band GPS receiver developed in a
previous study [12,13]. In the current structure, triple-band signals
can be received at each port through a proper phase conversion of
each band signal. Furthermore, by adequately setting the LO1 and
LO2 frequencies, it can receive each of the band signals without
changing the LO signals. The PPFs between the main blocks in Fig. 1
convert the phases of each signal. By applying the above process, the
undesired signals can be removed with Weaver image-rejection.
Undesired signals are image signals with respect to the desired signal.
The Weaver image-rejection method separates the L1 band
signal from the L2 and L5 band signals, which are image signals
with respect to the L1 band signal. Then, the PPFs convert the
phase of the L2 and L5 band signals and create one signal as an
image signal with respect to the other signal. Thus, each band
signal can be received independently at each port.
For a more detailed explanation, the flow of the signal proces-
sing of the receiver is shown in Fig. 2. For the image-rejection
method, the concept of complex signal processing and the Hilbert
transform (denoted as “H” in the figure) were used to give concise
expressions [14,15].
The RF input signal can be expressed as
sRF ðtÞ ¼R½aðtÞ expðjωtÞ; ð1Þ
where a(t) is a complex base-band signal and ω is the angular
frequency of the RF signal. The frequency and phase of this RF
signal are converted along with the quadrature LO signals in the
first-stage mixer as follows:
sRF ðtÞ e jωLO1t ¼ 12 ½aðtÞejðωωLO1ÞtþanðtÞe jðωþωLO1Þt : ð2Þ
The first term in the brackets on the right-hand side is the desired
down-converted component. The first PPFs generate the Hilbert
transforms of the real and imaginary components of their input
signals to change their phases [15]. The resulting outputs consist-
ing of four differential pairs are intertwined to cancel the unde-
sired band signals, which is implemented by using proper resistive
adders. As the transfer function of the Hilbert transform is
 j sgnðωÞ, where sgnðωÞ is the sign function, these intertwined
signals can be expressed as [11]
sIF1;IðtÞ ¼R½aðtÞejðωωLO1Þt uðωLO1ωÞ
þI½aðtÞejðωωLO1Þt uðωωLO1Þ
þR½aðtÞejðωþωLO1Þt  ð3Þ
sIF1;Q ðtÞ ¼ I½aðtÞejðωωLO1Þt uðωLO1ωÞ
þR½aðtÞejðωωLO1Þt uðωωLO1Þ
þI½aðtÞejðωþωLO1Þt : ð4Þ
where uðωÞð ¼ ð1þsgnðωÞÞ=2Þ is the step function. Note that the
frequency components of ωωLO1 in sIF1;IðtÞ and sIF1;Q ðtÞ have
opposite polarity and both have opposite polarity for ω4ωLO1 and
ωoωLO1. These features are useful for the signal separation
between L1 and the other (L2 and L5) band signals.
The obtained signals that had their frequency and phase
translated via the above process are converted again in the
second-stage mixer. Here the quadrature LO signals of the LO
frequency f LO2ð ¼ωLO2=2πÞ are used to convert the phase and
frequency. To separate L1 and the other signals, the outputs of the
second mixers are properly added and subtracted to extract the L1
band signal and to generate the combinations of the L2 and L5
band signals with different polarity, such as follows:
sIF2;L1ðtÞ ¼ I½sIF1;IðtÞe jωLO2t þR½sIF1;Q ðtÞe jωLO2t 
¼R½aðtÞejðωωLO1 ωLO2Þt uðωωLO1Þ
I½aðtÞejðωωLO1 ωLO2Þt uðωLO1ωÞ ð5Þ
Fig. 1. Proposed triple-band receiver.
Fig. 2. Signal processing of the proposed triple-band receiver shown in Fig. 1.
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sIF2;L2=5;IðtÞ ¼R½sIF1;IðtÞe jωLO2t I½sIF1;Q ðtÞe jωLO2t 
¼ I½aðtÞejðωωLO1 þωLO2Þt uðωωLO1Þ
þR½aðtÞejðωωLO1 þωLO2Þt uðωLO1ωÞ
þR½aðtÞejðωþωLO1 ωLO2Þt  ð6Þ
sIF2;L2=5;Q ðtÞ ¼I½sIF1;IðtÞe jωLO2t þR½sIF1;Q ðtÞe jωLO2t 
¼R½aðtÞejðωωLO1 þωLO2Þt uðωωLO1Þ
I½aðtÞejðωωLO1 þωLO2Þt uðωLO1ωÞ
þI½aðtÞejðωþωLO1 ωLO2Þt : ð7Þ
Note that the frequency components of ωωLO1þωLO2 in
sIF2;L2=5;IðtÞ and sIF2;L2=5;Q ðtÞ have opposite polarity. As described
later, an appropriate combination of these frequency components
and their Hilbert transforms can exhibit different polarities for
ω4ωLO1ωLO2 and ωoωLO1ωLO2. These features are useful for
the separation of the L2 and L5 band signals.
To convert the center frequencies of the L1, L2, and L5 band
signals to the same IF frequency f IF2ð ¼ωIF2=2πÞ, along the signal
path from the first to the second mixers, the LO1 and LO2
frequencies fLO1, fLO2 are set as follows:
ωLO1 ¼ ðωL1þωL2Þ=2 ð8Þ
ωLO2 ¼ωLO1ðωL2þωL5Þ=2; ð9Þ
where f Lið ¼ωLi=2πÞ is the center frequency of the Li band. In
this case, ωIF2 ¼ ðωL2ωL5Þ=2. Since f L1 ¼ 1575:42 MHz, f L2 ¼
1227:6 MHz, and f L5 ¼ 1176:45 MHz, f LO1 ¼ 1401:51 MHz, f LO2 ¼
199:485 MHz, and f IF2 ¼ 25:575 MHz. In the first down-conversion
and the first PPFs, the L1 and L2 band signals are converted to
7173MHz images of each other with opposite polarity, as seen in the
first and second terms of Eqs. (3) and (4). On the other hand, the L5
band signal is converted to 225.06 MHz during this stage. With regard
to the second down-conversion with the following appropriate signal
additions, Eq. (5) indicates that sIF2;L1ðtÞ contains the L1 band signal at
fIF2. Similarly, Eqs. (6) and (7) reveal that the second terms in
sIF2;L2=5;IðtÞ and sIF2;L2=5;Q ðtÞ contain the L2 and L5 band signals at
7 f IF2. These signals are shown graphically in Fig. 3.
To separate each of the L2 and L5 band signals after the second
mixing and the following signal additions, the sIF2;L2=5;IðtÞ,
sIF2;L2=5;Q ðtÞ, and their Hilbert transform generated in the second
PPF, which are seen in Fig. 3, are properly manipulated as follows:
sIF2;L2ðtÞ ¼ sIF2;L2=5;Q ðtÞþH½sIF2;L2=5;IðtÞ
¼ 2I½aðtÞejðωωLO1 þωLO2Þt uðωLO1ωÞ
uðωωLO1þωLO2Þ
2R½aðtÞejðωωLO1 þωLO2Þt uðωωLO1Þ ð10Þ
sIF2;L5ðtÞ ¼ sIF2;L2=5;IðtÞH½sIF2;L2=5;Q ðtÞ
¼ 2R½aðtÞejðωωLO1 þωLO2Þt uðωLO1ωLO2ωÞ
þ2R½aðtÞejðωþωLO1 ωLO2Þt ; ð11Þ
where ωLO14ωLO2 is utilized to simplify the expressions such that
uðωωLO1ÞuðωωLO1þωLO2Þ ¼ uðωωLO1Þ. Eqs. (10) and (11)
reveal that sIF2;L2ðtÞ and sIF2;L5ðtÞ contain the L2 and L5 band signals
at fIF2, respectively, as seen in Fig. 3. The last term in sIF2;L1ðtÞ (Eq.
(5)), sIF2;L2ðtÞ (Eq. (10)) and sIF2;L5ðtÞ (Eq. (11)), which corresponds to
the higher frequency component, can be filtered out in the
following stage (not shown in Fig. 1).
Different from the dual-band reception, the simultaneous
triple-band reception requires two frequency conversions. The
most important point of the proposed architecture is the use of
the same LO1 and LO2 signals for each of triple-band signals to
realize the same RF signal delay which is important in some
scientific applications (e.g. [2]), as described in Section 1. However,
simultaneous generation of the LO1 and LO2 signals using one PLL
synthesizer in some literatures [4,5] is impossible. As the simple
solution, the LO1 and LO2 signals can be generated using the first
PLL with reference frequency f0 (¼10.23 MHz) and division ratio
137 and the second PLL with reference f 0=2 and division ratio 39,
respectively. In addition, the expected sampling frequency in A/D
conversion of sIF2;LiðtÞði¼ 1;2;5Þ is 5f 0 (¼51.15 MHz). When the
external reference frequency is set to 5f 0, the LO1, LO2, and the A/
D conversion clock signals can be realized using the first and the
second PLLs and some frequency dividers. Compared to the
literature [8], which uses two PLLs with the same circuit, the
proposed architecture requires the first PLL operating at higher
frequency and the second PLL operating at lower frequency. The
power consumption of the second PLL can be much smaller than
that in the first PLL. Thus the first PLL is expected to dominate
power consumption for LO generations. To reduce occupation area,
the second PLL can use the high-frequency LC VCO with frequency
divider instead of low-frequency LC VCO. It means that there is
trade-off between occupation area and power consumption in the
second PLL, as shown in the literature [16]. By optimizing design of
the second PLL, the drawbacks of the proposed architecture in
occupation area and power consumption are expected to relax.
3. Circuit design
As mentioned above, the proposed system receives signals on
the L1, L2, and L5 triple bands within the frequency range of 1.15–
1.6 GHz. This means that the building blocks of the composed
system have to be operated during such frequencies. Among these
blocks, the LNA is one of the most important blocks. In particular,
Fig. 3. Conceptual signal spectrum at the locations indicated in Fig. 2.
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the LNA that is located at the first stage of the system is applied
with a strict frequency characteristic. Usually, the power lever of
the GPS signal that enters the antenna is under 90 dBm. Similar
to the case with low signal power, the noise characteristic of the
system is the most important. In the proposed system, the
different band signals are received by using an image-rejection
method. Thus, the balance between the signal power and phase is
important for canceling unwanted signals.
In this study, a single-ended LNA with an active balun was used to
obtain a differential output signal for the first mixer, as shown in Fig. 4
(a). The use of this topology can reduce the phase and amplitude
errors of the differential output signals. The LNA is based on a cascode
common-source amplifier with inductive source degeneration topol-
ogy [5]. The use of only a single gain stage reduces the power required
and maintains high linearity, and the cascode transistor isolates the
input and output ports. The values of the external input inductor Lg
and the on-chip inductor Ls are chosen to achieve stable input
matching. In contrast to a previous study [5], the quality factor of
the load tank circuit is reduced only by using the parasitic resistance of
the on-chip inductance LLoad. The NF and input reflection coefficient
jS11j determine the overall receiver characteristics. The following
expressions for NF and jS11j are used:
NFC1þ γ
α
 χðQinÞ 
1
Qin
 ωc
ωT
ð12Þ
χðQinÞ ¼ 12jcjα
ffiffiffiffiffi
δ
κγ
s
þδα
2
κγ
ð1þQ2inÞ ð13Þ
jS11j ¼
jQ in
ω
ωc
ωc
ω
 
2þ jQ in
ω
ωc
ωc
ω
 


ð14Þ
where Rs is the signal source impedance, f cð ¼ωc=2πÞ is the center
frequency of operating band, f T ð ¼ωT=2πÞ is the unity-current-gain
cutoff frequency of device M1, Qin is a function of the gate width of
M1, which should be chosen to achieve a sufficiently small input
reflection [5], α is the ratio of the device transconductance to the
zero-bias drain conductance, κ is the Elmore constant, and γ, δ, and c
are the drain and induced gate noise current factors and their
correlation coefficient, respectively [17,18]. Based on these condi-
tions, Qin can be optimized to achieve a low NF in all three frequency
bands for a given current consumption (3 mA in this study).
Fig. 4(b) and (c) shows circuit schematics for the first and
second mixers. To improve the linearity in a wide-band GPS
system, the transconductance stage in the first mixer includes
source degeneration. In contrast to our previous work [12,13], a
shared transconductor is not used in the first mixer because the
IMRR can also be improved in the IF analog circuit blocks [19] or
when applying the digital compensation technique described in
Section 5. The quadrature LO generator shown in Fig. 4(d) is used
for the first and second mixing processes. Two-stage PPF is useful
to enhance the robustness of the process variations in passive
elements [20].
4. Experimental results
The proposed system was verified by using a 130 nm eight-
metal RF CMOS process. A photograph of the fabricated chip is
shown in Fig. 5. The area of the chip, including the input and
output pads, is about 2.4 mm2. The power consumption of the
system is approximately 7.2 mW with a 1.2 V supply voltage,
which is mainly supplied to the LNA and mixers. The designed
chip has no external inductor (Lg in Fig. 4(a)) to dominate the input
matching. The inductance of Lg is too large (8.2 nH) to be
integrated into the chip. For good input matching in the packaged
chip, an external inductor that utilizes bonding wire is used for Lg.
The chip-level measurement was firstly carried out using a wafer
probe station. Rather than an external inductor, a manual tuner was
used to measure the input matching at each narrow band. To obtain
Fig. 4. Schematic diagram of the (a) LNA, (b) first mixer, (c) second mixer, and (d) the quadrature LO generator that were designed in this study.
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the expected characteristics from the chip-level measurement data,
the insertion loss of the tuner, cables, and probe needle are compen-
sated from the data [21], and the small-signal and noise characteristics
of the receiver chip with an ideal inductor Lg in series with the gate of
M1 can thus be estimated [22]. This evaluation process avoids inst-
rumental errors originating from the bonding wires in the packaged
chip. The NF and S11 of the system were measured with these
compensated conditions. A more detailed description of this compen-
sated method is described in Appendices A and B.
Based on the chip-level measured data, a promising value of the
external inductor can be precisely obtained. Although the simulta-
neous triple-band receptionwas not demonstrated due to the narrow-
band input matching described in the previous study [11], the use of
an external inductor with bonding wire for Lg on the test module
enables such reception due to the wide-band input matching. A
module that demonstrates triple-band GPS reception was designed
and fabricated as shown in Fig. 6. In addition to the chip packaged in a
24-pin QFN package and the external inductor for input matching, the
module has A/D converters (ADCs) for observing the received data on
a specific time domain and anti-alias IF passive low-pass filters (pass-
band loss: 1 dB; 3 dB-bandwidth: 25 MHz). In this study, commer-
cial ADCs (AD9639) are used. The subtractors of the signals at A and D
and those at B and C in Fig. 2 were implemented by using a precise
power splitter (Agilent 11667B, 5072Ω) in the previous study [11]. In
this study, the same functions for the ADC input signals are imple-
mented by using precise external resistances (1 kΩ) on the module,
which provide much higher load resistances of the second PPFs
(200Ω resistances are used) in addition to the ADC input resis-
tances (4.3 kΩ) and have little influence on the IMRR in this design, as
described in Appendix C. The L1 port at the lower part of Fig. 5 outputs
sigle-end L1 band signal, which is one of differential L1 band signal.
This results in the same gain for the L1, L2, and L5 band signals, as seen
in Fig. 8 later. An off-chip balun is used to restore the differential L1
band signal as one of ADC input.
Fig. 7 shows the measurement results for S11 and the NF of the
chip and module. The input matching of the module is slightly
narrower than that of the chip, which originates from the parasitic
elements of the external inductor that was used in the module for
input matching. Fortunately, it does not matter because an input
reflection under 10 dB is guaranteed for the desired L1, L2, and
L5 frequency bands. In addition, the NF data of the module show
good agreement with those of the chip at the L1, L2, and L5 bands.
The measured NF is less than 7.0 dB for the desired frequency
range covering the L1, L2, and L5 bands.
In the previous work [11], only each of unmodulated signals was
used to show the capability of the triple-band reception due to
narrow-band input matching in the manual tuner. The module
fabricated in this study can demonstrate simultaneous triple-band
reception thanks to the good wide-band input matching. Fig. 8 shows
the measurement results of the received IF signals of the fabricated
module. To investigate the capability of the chip for triple-band
reception, the input signals have the triple-band signals shown in
Fig. 8(a). To distinguish each of the received signals, the modulated
frequency is set differently for each band. The L1 band signal is CW,
and the BPSK modulation frequencies of the L2 and L5 band signals
are 5 MHz and 2.5 MHz, respectively. The level of the input signals is
around 75 dBm, which corresponds to the typical GPS signal level in
the active antenna output. The power of the LO1 and LO2 signals is
5 dBm. The output signal power level is found to be about 50 dBm.
As seen in Fig. 8 (b), each band signal can be separated from the other
signals and received on the desired port. Without any compensation at
the IF port, the IMRR for the L1 and other signals (L2 and L5) is 40 dB
and that for L2 and L5 is 37–38 dB.
Fig. 5. Optical micrograph of the fabricated chip.
Fig. 6. A photo of the fabricated module.
Fig. 7. (a) jS11j of the chip (solid line) and module (dotted line). (b) NF of the chip
(closed mark) and module (dotted line).
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Fig. 9 shows the digital output signals of the ADC in the module.
The data rates of the modulated signals are different to verify the
received data at each port. The L1, L2, and L5 band signals are
modulated with BPSK at 10 MHz, 5 MHz, and 2.5 MHz, respectively.
The left side of Fig. 9 shows the input signals that were measured
directly on the signal generator, and the right side shows the
measured output signals of the ADCs. The ADC sampling period is
5 ns to capture the waveforms although the expected A/D conversion
rate is 51.15 MS/s in the real applications as described in Section 2. This
figure implies that the data rates of the measured signals at the L1, L2,
and L5 ports are 10 MHz, 5 MHz, and 2.5 MHz, respectively.
5. Discussion on the IMRR improvement technique
As seen in Fig. 1, the L1 band signal is received through the first
PPF, while the L2 and L5 band signals are received through the first
and second PPFs. The mismatch in the second PPF degrades the
Fig. 8. (a) Triple-band RF signals (L1: CW, L2: 5 MHz BPSK modulation, L5: 2.5 MHz BPSK modulation) and (b) the received IF signals at each port.
Fig. 9. Modulated RF input signals and ADC 2-b binary output signals (LSB: 439 μV) in the fabricated module.
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IMRR for the L2 and L5 band signals. From the measurement
results, the IMRR between the L1 and other band signals is 40 dB,
while that of between the L2 and L5 band signals is 37–38 dB.
The degraded IMRR between the L2 and L5 bands can be
compensated by using an analog or digital technique [19,23]. To
avoid large area occupation and high power consumption, the
digital compensation of the IMRR for the ADC outputs is investi-
gated. In this technique, the relation of the signals at A and D and
those at B and C in Fig. 2 is implemented digitally by using four
ADCs, which is two more than those used for the evaluation
module described in the previous section. As the AD9639 used in
this work has four ADCs inside, the two ADC components
embedded on the module (total eight ADCs) can afford for
evaluation of this digital compensation. As described later, the
required bit number of the ADC is four. To provide signal with
adequate level to each of the ADC inputs, the differential probes
(Tektronix P6247, attenuation 10:1) were used as IF amplifiers in
this work.
The block diagram of the digital compensation is conceptually
shown in Fig. 10. For digital compensation technique, it is impor-
tant to detect any amplitude and phase errors. Phase errors are
more significant than amplitude errors since GPS receivers usually
use low-resolution ADCs. This suggests that the amplitude errors
of the L2 and L5 band signals in the second PPF can experience
quantization errors from the ADC. From the circuit simulation
results, the phase error of the L2 and L5 band signals is around 51.
The target of the following detectable phase error is set to a few
degrees:
Detectable Phase Error 2π=M
2n
ð15Þ
Here M is the ratio of the ADC sampling rate to the target
frequency, and n is the effective number of bits of the ADC for
the input level. For a 4-bit ADC with 200 MS/s sampling rate, a
phase error under 51 can be detected for a 25 MHz IF signal with a
resolution of a few degrees.
The I(t) and Q(t) signals in Fig. 10 are as follows:
IðtÞ ¼mðtÞ cos ðωIF2 tÞ ð16Þ
Q ðtÞ ¼ aemðtÞ sin ðωIF2 tþθeÞ; ð17Þ
where ae is the amplitude error, θe is the phase error between the
I(t) and Q(t) signals. When ae¼1 and θe ¼ 0, Q ðtÞ ¼H½IðtÞ. For
compensation in sIF2;L5ðtÞ in Fig. 2, I(t) and Q(t) correspond to the
second terms in Eqs. (6) and (7), respectively. Similarly, to
compensate for sIF2;L2ðtÞ in Fig. 2, I(t) and Q(t) correspond to the
second terms in Eqs. (6) and (7) with phases advanced by π=2,
respectively. To obtain the phase error between the I(t) and Q(t)
signals, a multiplier with a gain of 2 (6 dB) is used for the initial
condition of ae¼1, and its output is integrated in a single period to
pass a low-frequency error component related to the compensa-
tion factors ( sinθe, cos θe, and ae in Eq. (18)). From the calculation
using the feed-back loop in Fig. 10, a compensated signal can be
obtained as follows:
QcompðtÞ ¼
Q ðtÞ
ae cosθe
 IðtÞ tanθe ¼mðtÞ sin ðωIF2 tÞ ð18Þ
Utilizing IðtÞH½QcompðtÞ instead of IðtÞH½Q ðtÞ can improve
the IMRR. To improve the IMRR at the L5 port, I(t) and Q(t) are
assigned to the signals at A and C in Fig. 2, and H½QcompðtÞ can be
obtained in the following digital signal precessing:
H½QcompðtÞ ¼
H½Q ðtÞ
ae cosθe
 tanθe H½IðtÞ 
H½Q ðtÞ
ae cosθe
þ tanθe H½H½Q ðtÞ
ð19Þ
The Hilbert transform can be calculated simply with the delay by a
quarter of signal period in over-sampled digital signal data. Based
on the above approximated formula, the approximated signal of
H½QcompðtÞ can be calculated from only H½Q ðtÞ (the signal at D in
Fig. 2) after obtaining ae and θe. L2 band signal also can be
improved in the same way.
To verify the digital compensation technique for the L5 port,
the ADC outputs at A and D in Fig. 2 were measured. The phase
error, θe, can be obtained from the ADC outputs at A and D in Fig. 2
in the following. I(t) in Fig. 10 corresponds to the signal at A.
Considering interconnection modifications on the board, the
inverse Hilbert transform (H1½ ¼ H½) of the signal at D was
used as Q(t) instead of that at C. As a result, the Qcomp(t) and
H½QcompðtÞ signals are approximately calculated only from the ADC
output at D using Eq. (19).
The amplitude error can be compensated for after this phase
error compensation. By considering amplitude errors on Eqs.
(6) and (7), the signals at A and D (sA(t) and sD(t)) are expressed as
sAðtÞ ¼mL2ðtÞ cos ðωIF2tþθÞþmL5ðtÞ cos ðωIF2tÞ; ð20Þ
sDðtÞ ¼ ð1þε1Þ mL2ðtÞ cos ðωIF2tþθÞð1þε2Þ mL5ðtÞ cos ðωIF2tÞ;
ð21Þ
where θ means phase difference between the L2 and L5 band
signals, and jε1j; jε2j51. Considering sAðtÞsDðtÞ based on the
above expressions, the IMRR for L5 port without the digital
amplitude error compensation is given by jð2þε2Þ=ε1j2  4=ε21.
To compensate the amplitude error, the following calculation with
small compensation parameter ε01 is used:
sAðtÞð1ε01ÞsDðtÞ
 ðε01ε1Þ mL2ðtÞ cos ðωIF2tþθÞ
þð2þε2ε01Þ mL5ðtÞ cos ðωIF2tÞ ð22Þ
In this case, the IMRR for L5 port is given by
jð2þε2ε01Þ=ðε01ε1Þj2  4=jε01ε1j2. By setting ε01 ¼ ε1, the IMRR
can be improved well. The IMRR for the L2 port can be improved in
the same way using the signals at B and C in Fig. 2.
From the measurement results, we obtain ε1 and ε2 as 0.0252
(31:9 dB) and 0.0266 (31:5 dB). By setting ε01 ¼ ε1 with these
conditions, the IMRR between the L2 and L5 band signals becomes
approximately 49 dB. Fig. 11 shows measured result where the
Fig. 10. Block diagram of the phase and amplitude compensation.
Fig. 11. Signal spectrum at the L5 port with IMRR correction (dotted line) and
without IMRR correction (solid line). The obtained FFT data are processed through
band-pass filtering (center frequency: 25.595 MHz, pass-band width: 10 MHz,
pass-band ripple: 0.01 dB) and 61-point moving averaging.
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BPSK modulation signals of 5 MHz and 2.5 MHz modulation
frequency are used for L2 and L5 band signals, respectively. To
ensure the IMRR improvement, the obtained FFT data are pro-
cessed through band-pass filtering and moving averaging. As a
result, an improvement of around 12 dB of IMRR between the L2
and L5 band signals is observed by using the digital compensation
technique described above. In this experiment, at least a 4-bit ADC
was required to detect a phase error of under 31 at the second PPF
outputs. Although a 4-bit ADC may be a little heavy for GPS
applications, the allowable mismatches in the PPFs can be relaxed.
6. Conclusion
In this paper, a receiver that uses two local oscillators was
proposed for the simultaneous triple-band reception of the L1, L2,
and L5 GPS signals. The proposed receiver was designed in a
130 nm CMOS process to demonstrate the possibility of concurrent
triple-band reception with a modified Weaver image-rejection
technique. For each of the output ports, the IMRR was estimated to
be 37–40 dB. By using the proposed digital compensation process,
an estimated IMRR of 49 dB can be obtained.
Although the present research is a preliminary study and
further work is required before our device can be used in practical
applications, the feasibility of simultaneous GPS triple-band recep-
tion with a single RF path has been demonstrated.
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Appendix A. Excess noise ratio with compensation of signal
loss
Fig. A1 shows a block diagram of the chip-level NF measure-
ments with a wafer probe station, which has a probe needle, cable,
and a manual tuner for input matching. To evaluate the perfor-
mance of the chip, while including the loss of the pad, the loss
from the signal source to the surface of the chip's pad must be
compensated. When measuring the NF, a reference point of the
controllable noise source with a known excess noise ratio (ENR)
(port 110 in Fig. A1) must be changed to the surface of the chip's
pad (port 220 in Fig. A1). This effectively changes the ENR used in
the NF measurement.
The available noise power of the controllable noise source
during the off-state and on-state is expressed as kBToffΔf and
kBTonΔf , respectively. Here, kB is the Boltzmann constant,Δf is the
bandwidth, and Toff and Ton are the equivalent absolute tempera-
tures used to express the off-state and on-state noises, respec-
tively. Using the noise source resistance RS, the corresponding
noise voltages ens;off and ens;on are given by
jens;off j2 ¼ 4kBToff RSΔf ðA:1Þ
jens;onj2 ¼ 4kBTonRSΔf ðA:2Þ
The ENR value is defined as follows:
ENR¼ jens;onj
2jens;off j2
jens;off j2
¼ TonToff
Toff
ðA:3Þ
Noise figure NF can be obtained by using the ENR as follows:
NF ¼ ENR
Y1; ðA:4Þ
where the Y factor is defined as the ratio of the noise power
measured at the output for the on-state and off-state noise
sources.
To calculate the effective value of the ENR with reference port
220 in Fig. A1 (ENReff), the passive 2-port block from the signal
source to the surface of the chip's pad is focused. The correlation
matrix of the noise waves at both ports in the passive 2-port block
at absolute temperature T is expressed as
½CS ¼ kBTð½E½S½S† Þ; ðA:5Þ
where ½E is the unit matrix and ½S is the scattering matrix of this
block [24,25]. Using this equation, the correlation matrix of the
input-referred noise voltage en and current in can be obtained from
½CS as follows:
½CA ¼
1
Δf
jenj2 eninn
ennin jinj2
2
4
3
5¼ ½T ½CY ½T† ; ðA:6Þ
½CY  ¼ ð½EþZ0½Y Þ½CSð½EþZ0½Y† Þ; ðA:7Þ
where ½Y is the admittance matrix of this block, Z0 is the
characteristic impedance, and ½T  is the transformation matrix
from the admittance representation ½CY  to the chain representa-
tion ½CA [26]. By using elements of ½CA calculated by the above
equations, ENReff can be expressed as follows:
ENReff ¼
jens;onþenþ inRSj2jens;off þenþ inRSj2
jens;off þenþ inRSj2
¼ ENR
1þjenþ inRSj2=4RSkBToffΔf
ðA:8Þ
The value of ENReff can be calculated by using the ENR, RS, and the
elements of ½CA. By using ENReff instead of ENR in Eq. (A.4), the NF
with loss compensated from the signal source to the surface of the
chip's pad can be obtained.
Appendix B. NF re-calculation with the external inductor
To estimate the NF value with the external inductor, the noise
parameters are required. The NF for source admittance YS seen
from the surface of the chip pad is given by
NF ¼NFminþ
Rn
Re½YS
YSYopt 2;
 ðB:1Þ
where the noise parameters NFmin, Rn, and Yopt are the minimum
NF, noise resistance, and optimum source admittance, respectively.
These noise parameters can be obtained from the NF valuesFig. A1. Chip-level NF measurement block diagram with the equivalent passive blocks.
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obtained for various YS values by using the manual tuner. The
source admittance YS seen from the surface of the chip pad can be
obtained by using scattering parameters ½S of the passive 2-port
block from the signal source described in Appendix A. When the
impedance of the signal generator is approximated to Z0,
YS  ð1=Z0Þð1S22Þ=ð1þS22Þ.
To re-calculate the NF value with the external input inductor Lg;ext
based on the noise parameters, the following equation for YS is used:
YS withext:ind: ¼ ðZ0þ jωLg;extÞ1; ðB:2Þ
where the impedance of the signal source is set to the characteristic
impedance Z0.
Appendix C. Influence of PPF's load on IMRR
For simplification, the one-stage PPF shown in Fig. C1(a) is
considered with mismatch in resistive adders (ΔRo;p;ΔRo;n). By
using the equivalent circuit in Fig. C1(b) to obtain Vk (k¼ 1;2;3;4),
Vout;p=Vin is given by
Vout;p
Vin
¼ 1þωCR
1þ jωCR
ð1þ jÞðZppf þRo;pÞþΔRo;p
2ðZppf þRo;pÞþΔRo;p
 1þ j
2
1þωCR
1þ jωCR 1
j
2
ΔRo;p
Zppf þRo;p
 
: ðC:1Þ
As Vout;n can be obtained similarly, Vout=Vin is expressed as follows:
Vout
Vin
 1þ j
2
1þωCR
1þ jωCR 1
j
2
ΔRo;p
Zppf þRo;p
þ ΔRo;n
Zppf þRo;n
  
ðC:2Þ
The factor 1þωCR means image-rejection and it is not influenced
by mismatch in resistive adders.
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